{"id":2946,"date":"2024-08-25T21:35:59","date_gmt":"2024-08-25T21:35:59","guid":{"rendered":"https:\/\/workhouse.sweetdishy.com\/?p=2946"},"modified":"2024-08-25T21:39:35","modified_gmt":"2024-08-25T21:39:35","slug":"fm-demodulators","status":"publish","type":"post","link":"https:\/\/workhouse.sweetdishy.com\/index.php\/2024\/08\/25\/fm-demodulators\/","title":{"rendered":"Digital Modulation Techniques"},"content":{"rendered":"\n


In the last few sections methods of transmitting analog information using analog signals were explained. This section will consider methods of transmitting digital data using analog signals.<\/p>\n\n\n\n

The most familiar use of these methods is in data communications, where modems and telephone networks are used; because integrated circuits are generally used a block diagram approach will be considered.<\/p>\n\n\n\n

19.7.1 Frequency Shift Keying<\/h3>\n\n\n\n

In some situations data can be transmitted directly without any modulation technique being necessary. This is applicable over short distances where the baseband signal may be sent in a raw form. However, where distance is involved more sophisticated methods are required.<\/p>\n\n\n\n

One of the modulation methods most frequently used is frequency shift keying (FSK). In FSK the transmitted signal is switched between two frequencies every time there is a change in the level of the modulating data stream. The higher frequency may be used to represent a high level (1) and the lower frequency used for the low level (0). This results in a waveform similar to the one shown in\u00a0Figure 19.21.<\/p>\n\n\n\n

\"image\"\/<\/figure>\n\n\n\n

Figure 19.21<\/strong> Frequency shift keying<\/p>\n\n\n\n

Generally the frequencies used in FSK depend on the system application. Most modems traditionally use frequencies within the voice range (300\u20133400 Hz), while much higher frequencies would be used for satellite or radio relay systems. No matter what system is used there are fundamental blocks which are necessary for successful operation.<\/p>\n\n\n\n

A balanced modulator is necessary to generate the required waveforms. This device has been mentioned earlier; it simply multiplies two signals together at its two inputs, the\u00a0output voltage being the product of these two voltages. One of the inputs (the carrier input) is generally AC coupled, while the other (the digital data input) is DC coupled. The block diagram is shown in\u00a0Figure 19.22. Note that the data stream is inverted in modulator 2 in order to switch to the second carrier frequency.<\/p>\n\n\n\n

\"image\"\/<\/figure>\n\n\n\n

Figure 19.22<\/strong> Block diagram showing balanced modulator<\/p>\n\n\n\n

At the receiver end, the FSK waveform has to be demodulated or, more specifically, decoded. One approach used for this is shown in\u00a0Figure 19.23. The demodulation of FSK signals can be accomplished by means of a ratio detector or a PLL, but for modem applications the PLL is generally preferred as it can be used for both modulation and demodulation. The data stream consists of marks (1) and spaces (0) which are each allocated a switched frequency. The space is normally allocated the higher frequency. The rate at which the carrier frequency is switched is known as the\u00a0baud rate<\/em>, and this is the\u00a0same as the digital data rate for FSK. This is not always the case for other demodulation methods. The PLL has a free running frequency of its own and this is normally set between the mark and space carriers when designing such a system.<\/p>\n\n\n\n

\"image\"\/<\/figure>\n\n\n\n

Figure 19.23<\/strong> Demodulation of FSK waveform<\/p>\n\n\n\n

The output of the PLL in\u00a0Figure 19.23\u00a0contains numerous components due to the interaction of the two frequencies, and hence a low-pass filter is used. However, the output of the filter produces rounded waveforms instead of oblong-shaped pulses, and this is modified by including a comparator.<\/p>\n\n\n\n

Example 19.12<\/h5>\n\n\n\n

An FSK receiver uses a PLL as part of its demodulation circuitry, to receive digital data at the rate of 1200 bps. If the mark frequency is 1 kHz and the space frequency is 1.72 kHz, determine:<\/p>\n\n\n\n

(a) <\/a>the free running frequency of the PLL,<\/p>\n\n\n\n

(b) <\/a>the bandwidth of the receiver.<\/p>\n\n\n\n

Solution<\/h5>\n\n\n\n

(a) <\/a>Since the mark and space carriers are separated by 720 Hz, the centre frequency is 1.36 kHz and this will be the free running frequency of the VCO in the PLL.<\/p>\n\n\n\n

(b) <\/a>Since the data rate is 1200 bps, the frequency is 600 Hz. Also the input to the PLL has to swing between 1 kHz and 1.72 kHz, i.e., \u00b1360 Hz. The deviation ratio is thus:<\/p>\n\n\n\n

\"image\"\/<\/figure>\n\n\n\n

From the Bessel tables,<\/p>\n\n\n\n

\"image\"\/<\/figure>\n\n\n\n

Hence, two side frequencies are available and the bandwidth is:<\/p>\n\n\n\n

\"image\"\/<\/figure>\n\n\n\n

This falls within the baseband range of 300\u20133400\u00a0Hz, and the output will use a filter and comparator as shown in\u00a0Figure 19.23.<\/p>\n\n\n\n

19.7.2 Binary Phase-Shift Keying (BPSK)<\/h3>\n\n\n\n

High-speed modems operating at bit rates of up to 56 kbps require phase-shift keying or quadrature phase-shift keying. It is also the preferred modulation method for satellite and space technology. Unlike FSK, phase-shift keying uses one carrier frequency which is modulated by the data stream. It is a modulation system in which only discrete phase states are allowed. Usually 2n<\/sup><\/em> phase states are used, and when n<\/em>=1 this gives two-phase changes. This is sometimes called binary phase-shift keying (BPSK)<\/em>. When n<\/em>=2, four phase changes are produced, and this is called quadrature phase-shift keying (QPSK)<\/em>.<\/a><\/p>\n\n\n\n

BPSK (Figure 19.24), which will be considered here, is a two-phase modulation method in which a carrier is transmitted to indicate a mark (1) or the phase is reversed (shifted through 180\u00b0) to indicate a space (0). Note that the phase shift does not have to be 180\u00b0, but this allows for the maximum separation of the digital states between 1 and 0, which is important when noise is prevalent.<\/p>\n\n\n\n

\"image\"\/<\/figure>\n\n\n\n

Figure 19.24<\/strong> Binary phase-shift keying (BPSK)<\/p>\n\n\n\n

The block diagram shown in\u00a0Figure 19.25\u00a0indicates the stages necessary to produce the modulator section. A balanced modulator is used with the carrier applied as shown. The digital input passes through a unipolar-bipolar convertor to ensure that the digital signal passed to the balanced modulator is unipolar.<\/p>\n\n\n\n

\"image\"\/<\/figure>\n\n\n\n

Figure 19.25<\/strong> Block diagram showing stages to produce modulator section<\/p>\n\n\n\n

It can be seen from\u00a0Figure 19.24\u00a0that when the modulation input is positive, the modulator multiplies the carrier input by this constant positive level so that the output signal is simply the carrier sine wave. Note this is in phase with the carrier input. When the digital input data is negative, the modulator multiplies the carrier input by this constant negative level. This causes an output sine wave which is 180\u00b0 out of phase with the carrier input. The result is that the sine wave at the output is inverted in phase every time the data input changes and produces a transition from 1 to 0 or 0 to 1. The consequence of this action is that the sine wave is inverted each time the modulation input undergoes a transition.<\/p>\n\n\n\n

In order to demodulate a BPSK waveform, the demodulator must have an internal signal whose frequency is exactly equal to the incoming carrier. The PLL on its own is unsuitable in this case because of the sudden phase reversals which cannot produce a discrete carrier component to lock on to. One circuit which overcomes this is shown in\u00a0Figure 19.26.<\/p>\n\n\n\n

\"image\"\/<\/figure>\n\n\n\n

Figure 19.26<\/strong> Circuit to demodulate a BPSK waveform<\/p>\n\n\n\n

The input signal is applied to a signal multiplier which is a square-law device. In this case a balanced demodulator is used, with its inputs tied together. The output from this stage is a signal at twice the original frequency and having phase changes of 0\u00b0 and 360\u00b0. Hence the signal multiplier has removed any phase changes from the original BPSK signal. It now provides a signal which the PLL can lock on to. The output from the PLL is then passed to a divide-by-two network which produces the original BPSK signal. The phase of this signal is then adjusted to the phase of the original BPSK signal. Finally, this output is used to activate an FET switch. When the phase adjust output is high (1) the switch is closed, and the initial BPSK signal is switched through to the demodulator\u2019s output. If the phase adjust output is low (0) then the switch is open and the demodulator\u2019s output drops to ground potential.<\/p>\n\n\n\n

The output is then passed to a low-pass filter to remove unwanted signal components. This is followed by a comparator which squares the output and produces clean positive and negative half-cycles.<\/p>\n\n\n\n

One final stage is necessary in order to produce the original data. At the output of the comparator the receiver has to look for level changes, and this has to be done by<\/a> a differential decoder block which gives an output (1) when a level change is sensed and no output (0) when no level change takes place. Hence, the original data stream is reproduced.<\/p>\n\n\n\n

19.7.3 Quadrature Phase-Shift Keying (QPSK)<\/h3>\n\n\n\n

This type of modulation method has wide application in high-speed data transmission systems. It has two distinct advantages: it produces twice as much data with the same number of phase changes as BPSK, and this also means that the bandwidth is virtually decreased for the same amount of data being transmitted. In order to understand this, it is informative to look at single sideband modulation, which was mentioned in section 19.2<\/a>.<\/p>\n\n\n\n

In quadrature phase-shift keying each pair of consecutive data bits in a data stream is considered a two-bit code called a\u00a0dibit<\/em>. This is used to switch the carrier at the transmitter between one of four phases, instead of two as was the case with BPSK. The phases selected are 45\u00b0, 135\u00b0, 225\u00b0 and 315\u00b0, lagging relative to the phase of the original unmodulated carrier. The system is shown in\u00a0Figure 19.27. This diagram is clarified by looking at the typical QPSK transmitter block diagram shown in\u00a0Figure 19.28.<\/p>\n\n\n\n

\"image\"\/<\/figure>\n\n\n\n

Figure 19.27<\/strong> Quadrature phase-shift keying<\/p>\n\n\n\n

\"image\"\/<\/figure>\n\n\n\n

Figure 19.28<\/strong> Typical QPSK transmitter block diagram<\/p>\n\n\n\n

The two carrier signals shown in\u00a0Figure 19.28\u00a0have the same frequency but differ in phase by 90\u00b0. The 0\u00b0 phase carrier is called the\u00a0in-phase (I) carrier<\/em>, while the 90\u00b0 phase carrier is called the\u00a0quadrature (Q) carrier<\/em>. The output from the first modulator is a BPSK signal which has phases of 0\u00b0 and 90\u00b0 relative to the I carrier while the output of the second modulator is a BPSK signal with phases of 90\u00b0 and 270\u00b0 relative to the I carrier. These two signals are then applied to the summing amplifier, but note that there is always \u00b190\u00b0 phase difference between the two modulator outputs.<\/p>\n\n\n\n

The phase of the summing amplifier\u2019s output, relative to the I carrier, can take one of four phase values as shown in\u00a0Figure 19.26, but this will depend on the dibit code applied to the balanced modulator inputs. When the dibit changes, the phase of the QPSK output changes by 0\u00b0, 90\u00b0, 180\u00b0 or 270\u00b0 from its previous phase position.<\/p>\n\n\n\n

It is necessary to include a differentially encoded dibit (DED) sequence at the transmitter in order to avoid phase ambiguity at the receiver. In order to achieve this, two blocks are connected at the input of the unipolar\u2013bipolar converters of\u00a0Figure 19.28. These blocks cause each pair of consecutive dibits from the data stream to be encoded as a change in the code at the two outputs of the DED. These outputs are then used to drive the modulator inputs and the original dibits cause the appropriate phase changes.<\/p>\n\n\n\n

As with the BPSK receiver, the circuitry is fairly complicated but integrated circuitry enables the block diagram of\u00a0Figure 19.29\u00a0to be drawn.<\/p>\n\n\n\n

\"image\"\/<\/figure>\n\n\n\n

Figure 19.29<\/strong> Block diagram of QPSK using integrated circuitry<\/p>\n\n\n\n

The QPSK signal goes to the first stage of the QPSK demodulator, which is a signal squarer. This multiplies the incoming signal by itself causing phase changes of 0\u00b0 and 180\u00b0. (The four original phase changes have been doubled.) The output from this block is then passed on to a second signal squarer and the output from this stage only incorporates a single phase change of 0\u00b0, but the frequency is now four times the original. The next stage is a PLL, which locks on to the incoming signal and outputs a clean square wave. This output is then passed to a divide-by-four circuit which outputs the original frequency and passes it on to a phase-changing circuit which generates two square waves at the same frequency but separated by a 90\u00b0 phase difference. Finally, these outputs are used to operate two FET switches so that when the output is high one switch is closed and the original QPSK signal passes through to the demodulator. If the output is low, one of the FET switches will open and the demodulator input drops to zero.<\/p>\n\n\n\n

Figure 19.27\u00a0shows how the outputs from the demodulator are arranged with reference to the I and Q signals. Note that the information concerning the original dibit code is incorporated in the average levels of the demodulator\u2019s I and Q outputs, hence low-pass filtering is used next to extract the average levels. This is then passed on to two voltage comparators to produce clean square waves. Finally, the change in the dibit code is determined by the differential dibit decoder, which encodes this change as the original dibit pair.<\/p>\n","protected":false},"excerpt":{"rendered":"

In the last few sections methods of transmitting analog information using analog signals were explained. This section will consider methods of transmitting digital data using analog signals. The most familiar use of these methods is in data communications, where modems and telephone networks are used; because integrated circuits are generally used a block diagram approach […]<\/p>\n","protected":false},"author":1,"featured_media":2494,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[424],"tags":[],"class_list":["post-2946","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-communications-systems"],"jetpack_featured_media_url":"https:\/\/workhouse.sweetdishy.com\/wp-content\/uploads\/2024\/08\/3392180.png","_links":{"self":[{"href":"https:\/\/workhouse.sweetdishy.com\/index.php\/wp-json\/wp\/v2\/posts\/2946","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/workhouse.sweetdishy.com\/index.php\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/workhouse.sweetdishy.com\/index.php\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/workhouse.sweetdishy.com\/index.php\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/workhouse.sweetdishy.com\/index.php\/wp-json\/wp\/v2\/comments?post=2946"}],"version-history":[{"count":2,"href":"https:\/\/workhouse.sweetdishy.com\/index.php\/wp-json\/wp\/v2\/posts\/2946\/revisions"}],"predecessor-version":[{"id":2950,"href":"https:\/\/workhouse.sweetdishy.com\/index.php\/wp-json\/wp\/v2\/posts\/2946\/revisions\/2950"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/workhouse.sweetdishy.com\/index.php\/wp-json\/wp\/v2\/media\/2494"}],"wp:attachment":[{"href":"https:\/\/workhouse.sweetdishy.com\/index.php\/wp-json\/wp\/v2\/media?parent=2946"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/workhouse.sweetdishy.com\/index.php\/wp-json\/wp\/v2\/categories?post=2946"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/workhouse.sweetdishy.com\/index.php\/wp-json\/wp\/v2\/tags?post=2946"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}